Abstract-We present a compact physics-based model of the current-voltage characteristics of graphene field-effect transistors, of especial interest for analog and RF applications where band-gap engineering of graphene could be not needed. The physical framework is a field-effect model and drift-diffusion carrier transport. Explicit closed-form expressions have been derived for the drain current continuously covering all operation regions. The model has been benchmarked with measured prototype devices, demonstrating accuracy and predictive behavior. Finally, we show an example of projection of the intrinsic gain as a figure of merit commonly used in RF/analog applications.
G
RAPHENE has emerged as a candidate material for future nanoelectronic devices. It exhibits very high mobility (∼10 5 cm 2 /V · s) and saturation velocity (∼10 8 cm/s), together with a promising ability to scale to short gate lengths and high speeds by virtue of its thinness. The main concern is the absence of a gap, therefore limiting the usefulness in digital applications. Several approaches have appeared in the last years to open a gap. For instance, graphene nanoribbons, bilayer graphene, or strained graphene have been suggested. However, graphene could still be very useful in analog and radio-frequency (RF) applications where high ON/OFF current ratios are not required [1] . In small signal amplifiers, for instance, the transistor is operated in the ON-state and small RF signals that are to be amplified are superimposed onto the DC gate-source voltage. Instead, what is needed to push the limits of many analog/RF figures of merit (FoM), for instance, the cutoff frequency or the intrinsic gain, is an operation region where high transconductance, together with a small output conductance, is accomplished. These conditions are realized for state-of-the-art graphene field-effect transistors (GFETs). Specifically, for large-area GFETs, the output characteristic shows a weak saturation that could be exploited for analog/RF applications. Using this technology, cutoff frequencies in the terahertz range are envisioned. Cutoff frequencies in the range of hundreds of gigahertz have been demonstrated using nonoptimized technologies [2] , [3] . At this stage of development of GFET technology, modeling of the current-voltage I-V characteristics is important for device design optimization, projection of performances, and exploration of analog/RF circuits providing new or improved functionalities. Here, we present a compact physics-based model of the I-V characteristics of GFETs where explicit closed-form expressions have been derived for the drain current. The framework is a field-effect model and drift-diffusion carrier transport, which is accurate to explain the electrical behavior of GFETs [4] , [5] . The compact model has been benchmarked with measured I-V characteristics of prototype devices, demonstrating accuracy, and predictive behavior.
In the following, we focus on GFET with the cross section depicted in Fig. 1 . The electrostatics of this device can be understood using the equivalent capacitive circuit from [5] . There, C t and C b are the top and bottom oxide capacitance, and C q represents the quantum capacitance of the graphene. Potential V c represents the voltage drop across C q , where
0018-9383/$26.00 © 2011 IEEE and v F (= 10 6 m/s) is the Fermi velocity [6] . Potential V (x) is the voltage drop in the graphene channel, which is zero at the source end at x = 0 and equal to drain-source voltage V ds at the drain end at x = L. Applying circuit laws to the equivalent capacitive circuit and noting that the overall net mobile sheet charge density in the graphene channel, defined as Q c = q(p − n), is equal to −(1/2)C q V c , the following relation is obtained:
where V gs − V gs0 and V bs − V bs0 are the top and backgate-source voltage overdrive, respectively. These quantities comprise work-function differences between the gates and the graphene channel, eventual charged interface states at the graphene/oxide interfaces, and possible doping of the graphene.
To model the drain current, a drift-diffusion carrier transport is assumed under form
, where W is the gate width, ρ c (x) = |Q c |/q is the free carrier sheet density in the channel at position x, and v(x) is the carrier drift velocity. Using a soft-saturation model, consistent with Monte Carlo simulations [7] , v(x) can be expressed as v = µE/(1 + µ|E|/v sat ), where E is the electric field, µ is the carrier lowfield mobility, and v sat is the saturation velocity. The latter is concentration dependent and given by v sat = Ω/ √ πρ c [4] .
Applying E = −dV(x)/dx, combining the above expressions for v and v sat , and integrating the resulting equation over the device length, the drain current becomes
The denominator represents an effective length (L eff ) to take into account the saturation velocity effect. In order to get an explicit expression for I ds , the integrals in (2) are solved using V c as the integration variable and consistently expressing ρ c and v sat as a function of V c , i.e.,
where V c is obtained from (1) and can be written as (4) , shown at the bottom of this page.
The positive (negative) sign applies whenever
, where sgn refers to the sign function. On the other hand, the charge sheet density can be written as ρ c (V c ) = kV 2 c /(2q) + ρ 0 . Extra term ρ 0 added to ρ c accounts for the carrier density induced by impurities [8] . Inserting these expressions into (3), the following explicit drain current expression can be finally obtained:
To reproduce the experimental I-V characteristics, accounting for the voltage drop at the S/D contacts is necessary. This quantity must be removed from external V ds_ext in order to get internal V ds . This is done by solving equation
, noting that I ds is a function of V ds , as given by (5) .
To test the model, we have benchmarked the resulting I-V characteristics with experimental results extracted from devices in [4] and [9] . The first device under test has L = 1 µm, W = 2.1 µm, top dielectric is HfO 2 of 15 nm, and permittivity is ∼16, and the bottom dielectric is silicon oxide of 285 nm [4] . The back-gate voltage was −40 V. The flat-band voltages V gs0 and V bs0 were tuned to 1.45 and 2.7 V, respectively. These values were selected to locate the Dirac point according to the experiment. It is worth noting that a ratio (C t //C q )/C b ∼ 46 was estimated measuring the top-gate Dirac point at different back-gate voltage. To capture this ratio, responsible of the gate efficiency, an effective top dielectric thickness of 26 nm was used, yielding a better fit with the experiments. A low-field mobility of 1200 cm 2 /V · s for both electrons and holes, S/D resistance of 800 Ω, and phonon effective energy Ω ∼ 55 meV were considered. These values are consistent with the extracted values. Sheet carrier density ρ 0 = 10 11 cm −2 was selected for the final fine tuning. Now we consider the output characteristics (see Fig. 2 ). To fit the experiment, phonon energy Ω ∼ 15 meV was used for V gs − V gs0 0. This is justified because the phonon effective energy overestimates the actual value for high sheet carrier densities [10] . Due to the gapless channel, the output characteristics present a saturation-like behavior that includes a second linear region. The crossover between the first and second linear regions could be understood, observing V c as a function of V ds_ext (see the inset). Here, V cd and V cs are both negative for small values of V ds_ext , meaning that the channel is entirely p-type. Increasing V ds_ext , at some point, V cd becomes positive, and the channel switches to n-type near the drain end. The second examined device is a top-gate device using a different fabrication technology with L = 10 µm, W = 5 µm, and HfO 2 as a dielectric with thickness of 40 nm [9] . The flatband voltage was V gs0 = 0.85 V according to the experiment. A low-field mobility of 7500 cm 2 /V · s for both electrons and holes, S/D resistance of 300 Ω, and Ω ∼ 100 meV were considered. Sheet carrier density ρ 0 = 3 · 10 11 cm −2 was used for the final tuning.
The resulting I-V characteristics are shown in Fig. 3 . Next, we will give an example on how to use our current-voltage DC model to project an important FoM used in RF/analog applications, namely, the intrinsic gain (G = g m /g ds ), which is defined as the ratio of the transconductance (g m = (∂I ds /∂V gs )) and the output conductance (g ds = (∂I ds /∂V ds )). Both g m and g ds are small-signal quantities directly derived from the DC model. Fig. 4(a) shows pro- jection of these quantities together with G, for the transistor topology from [9] , as a function of V ds (internal) for a fixed V gs = −0.75 V. Remarkably, when the transistor is operated at the beginning of saturation region V ds,p−off−d = V gs − V gs0 = −1.6 V, g m is maximum, whereas g ds is minimum, yielding optimal G(= 15). This particular value V ds,p−off−d sets the pinchoff point exactly at x = L, indicating the crossover between a p-type channel and a mixed p-type/n-type ambipolar channel. At this particular voltage, one half of the channel behaves as an n-type and the other as a p-type. Negative g m is a consequence of the crossing I-V ds characteristics. It seems undesirable for normal operation of the transistor to work in this region, although it cannot be ruled out that any practical application could be found. Finally, Fig. 4(b) shows how the intrinsic gain for the same transistor could be tailored by expanding the range of applied gate and drain voltage. For example, intrinsic gains as large as G ∼100 could be obtained operating the transistor at V gs = −1.75 V and V ds ∼ −2.6 V. In conclusion, we have presented an explicit and compact drain current model for large-area GFETs based on a fieldeffect model and drift-diffusion carrier transport, of especial interest as a tool for design of analog/RF applications based on graphene transistor technologies. We have illustrated how to use the current-voltage DC model to find an important FoM used in RF/analog applications, namely, the intrinsic gain. Discussions of other FoM such as the cutoff frequency can be found in [5] .
